	18ECPE705	VLSI TESTING	L	Т	PC
			3	0	0 3
Course Objectives:					
1.	To gain the Basic know	owledge on fault modelling, testing and test generation in logic circuit an	d de	lay te	est.
2.	To get exposure on testability approaches and test vector generation algorithms for logic circuits				
3.	To understand the va	arious fault diagnosis methods in logic systems			
Unit I		ESTABLE DESIGN OF DIGITAL SYSTEMS		9	+ 0
		odels - Fault detection and redundancy - Combinational circuits - Seq			
		ominance - Logic simulation - Compiler driven Simulation - Event driv - Serial, parallel, deductive.	en S	Simu	ation -
Unit I	I TESTING FOR S	SINGLE STUCK AT - FAULTS		9	+ 0
		s for combinational circuits - Fault oriented ATG - D algorithm - Exam andom test generation - ATG for SSFs in sequential circuits.	ples	- PC	DEM -
Unit I	II DELAY TEST		1	9	+ 0
		delay test - Transition faults - Delay test methodologies.			
		in a second contract of the second contract o			
Unit l	V SELF-TEST AN	ID TEST ALGORITHMS		9	+ 0
		tern generation for BIST - Circular BIST - BIST Architectures - Testable	Men	nory	Design
- res	t algorithms - Test gen	eration for Embedded RAMs. FAULT DIAGNOSIS			
Unit \	V FAULT DIAGNO	OSIS		9	+ 0
Logic	Level Diagnosis - Dia	agnosis by UUT reduction - Fault Diagnosis for Combinational Circuits	- Se	elf ch	ecking
desig	n - System Level Diag	nosis.			
•	0.1	Total (L-	+T)=	45 F	eriods
	se Outcomes:				
	n completion of this course, the students will be able to:				
CO1	<u> </u>				
CO2					
CO3	Exposure to test	ability approaches and test vector generation algorithms for memory and	ı iog	IC CII	cuits
CO4		f the various fault diagnosis methods in logic systems.			
Text	Books:	A 15:1 D 10:1:10 : T 11 IT : 11 D 1 II			
1.	Abramovici M., Brever A., and Friedman D., "Digital Systems Testing and Testable Design", Jaico Publishing House, 2013.				
2.	Michael L Bushnell and Vishwani D Agarwal, "Essentials of Electronic Testing for Digital, Memory and Mixed Signal Circuits", Springer, 2002.				
Refer	ence Books:				
1.	Stanley L Hurst "VLSI Testing: Digital and Mixed Analogue Digital Techniques", Institute of Electrical Engineers, 1998.				
2.	Xiaoqing Wen, Cheng Wen Wu and LaungTerng Wang "VLSI Test Principles and Architectures: Design for Testability", Morgan Kaufmann, 2011.				
3	Parag K Lala, "Fault Tolerant and Fault Testable Hardware Design" BS Publications, 2002.				
4.	A.L. Crouch, "Design Test for Digital IC's and Embedded Core Systems", Beijing China Electric Power Press, 2010.				
E-Ref	ferences:				
1.		courses/106103116/handout/mod7.pdf			
2.		.edu.tw/~jfli/soctest/lecture/ch03.pdf			
3.		min/Downloads/chap1 lect00 testintro.pdf			